

02/19/99

Please type a plus sign (+) inside this box → +

PTO/SB/05 (2/98)
Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	042390.P5832
First Inventor or Application Identifier	Donald S. Gardner
Title	Interconnection Alloy for Integrated Circuits
Express Mail Label No.	EM560883580US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

- ☒ Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
- ☒ Specification *Total Pages* 23
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
- ☒ Drawing(s) (35 CFR 113) *Total Sheets* 4
- ☐ Oath or Declaration *Total Pages* 3
 - ☒ Newly executed (original copy)
 - ☐ Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 16 completed)
[Note Box 5 below]
 - ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

- ☐ Microfiche Computer Program (Appendix)
- ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - ☐ Computer Readable Copy
 - ☐ Paper Copy (identical to computer copy)
 - ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

- ☒ Assignment Papers (cover sheet & document(s))
- ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)
- ☐ English Translation Document (if applicable)
- ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
- ☐ Preliminary Amendment
- ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
- ☐ *Small Entity Statement filed in prior application, Status still proper and desired
- ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
- ☐ Other:

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____
Prior application Information: Examiner _____ Group/Art Unit: _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label ☐ Correspondence address below
(Insert Customer No. or Attach bare code label here)

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(310) 207-3800	Fax	(310) 820-5988

Name (Print/Type)	William Thomas Babbitt, Reg. No. 39,591		
Signature	<i>William T. Babbitt</i>	Date	2/19/99

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Attorney's Docket No. 042390.P5832
Express Mail No. EM560883580US

UNITED STATES PATENT APPLICATION

FOR

INTERCONNECTION ALLOY FOR INTEGRATED CIRCUITS

Inventor(s):

**Donald S. Gardner
Thomas N. Marieb**

Prepared By:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN
12400 Wilshire Blvd., 7th Floor
Los Angeles, California 90025-1026
(310) 207-3800

BACKGROUND OF THE INVENTION

Field of the Invention

The invention relates generally to integrated circuits and
5 more particularly to interconnecting individual devices of an
integrated circuit.

Background Information

One direction in improving integrated circuit technology is
10 to reduce the size of the components or devices on the integrated
circuit chip, permitting an increased number of devices on the
chip. The reduction in size of the devices of an integrated
circuit chip requires reductions in the widths and thicknesses of
the interconnections that connect the devices on the chip.

15 In general, the primary concerns of interconnection material
is the material's longevity and its resistivity. Typically,
modern interconnections are made principally of aluminum or an
aluminum alloy, such as an aluminum-copper (Al-Cu) alloy or
aluminum-silicon (Al-Si) alloy.

20 In general, grain boundaries are formed by the aluminum
crystals that make up the aluminum or aluminum alloy
interconnection. At present, the "micron" width and the
"angstrom" thickness of a typical interconnection has become so

small that interactions between the current flowing through the interconnection and the grain boundaries between the aluminum crystals increasingly determine the limits in performance, reliability, and power consumption.

5 Where three grain boundaries meet, a triple point junction is formed. Such junctions are randomly dispersed throughout the interconnection and extend in a variety of directions that define potential inlet and outlet routes for displaced aluminum atoms during current flow. As electrical current flows through the
10 interconnection, aluminum atoms are displaced the electrons. These displaced aluminum atoms accumulate in the grain boundaries that are downstream of the current and travel along the grain boundaries in the general direction of the current. At grain boundary junctions that have fewer upstream inlets than downstream
15 outlets, a void may develop at that grain boundary junction in the interconnection over time as aluminum atoms erode from the junction.

FIG. 1 schematically illustrates an aluminum alloy interconnection and shows a number of junctions created by
20 adjacent aluminum crystals. Interconnection **70** is formed, in this example, by a portion of aluminum crystal **72**, a portion of aluminum crystal **74**, a portion of aluminum crystal **76**, a portion of aluminum crystal **78**, and a portion of aluminum crystal **80**.

Grain boundary junction **82** is formed by the meeting of inlet grain boundary **84**, outlet grain boundary **86**, and outlet grain boundary **88**, the designation of inlet and outlet being dictated by the indicated direction of the flow of electrons. With one upstream
5 inlet and two downstream outlets, more aluminum atoms can be expected to leave junction **82** through the two downstream outlets **86** and **88** than are supplied into junction **82** through the one upstream inlet **82**. With more aluminum atoms being removed from junction **82** within interconnection **70** than are being supplied to
10 junction **82** from its upstream source, here inlet grain boundary **84**, void **90** eventually will develop in interconnection **70** at junction **82**.

The movement of aluminum atoms within an aluminum interconnection is known as electromigration and the time it takes
15 for a void to develop into an open circuit in the interconnection may be described as the electromigration lifetime. One way to increase performance, reliability, and power consumption of integrated circuit interconnections is by improving the electromigration lifetime.

20 Several techniques have been developed to improve the electromigration lifetime of an interconnection. These techniques include improved texture, interlayers to limit void size, and interconnections of multiple layers of material such as a pure

aluminum layer as well as different layers formed from aluminum alloys.

A second concern of interconnections is resistivity. U.S. Patent No. 4,673,623, demonstrated that an alloy of aluminum, silicon, and titanium (Al-Si-Ti) provides hillock-free, dry-etchable, low resistivity electromigration resistant interconnections. Prior to the Al-Si-Ti alloy, interconnections of both aluminum-silicon (Al-Si) and aluminum-silicon-copper (Al-Si-Cu) were utilized. Although adding copper to aluminum-silicon improved the performance of the interconnection, the replacement of copper with titanium dramatically improved the performance of the interconnection by reducing the resistivity over an Al-Si-Cu interconnection.

What is needed is an electrical interconnection and an interconnection system with improved performance and reliability.

SUMMARY OF THE INVENTION

An interconnection of an aluminum-copper-Group IVA metal alloy is disclosed.

566720" 9082350

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic illustration of the grain boundaries of aluminum crystals in an aluminum alloy interconnection.

FIG. 2 is a cross-section schematic of a titanium (Ti) underlayer on an interlayer dielectric in accordance with an embodiment of an interconnection stack of the invention.

FIG. 3 is the interconnection stack of **FIG. 2** after the further processing step of patterning an Al-0.5%Cu alloy in accordance with an embodiment of the invention.

FIG. 4 is the interconnection stack of **FIG. 2** after the further processing step of patterning a titanium-nitride (TiN) interlayer in accordance with an embodiment of the invention.

FIG. 5 is the interconnection stack of **FIG. 2** after the further processing step of patterning an Al-0.5%Cu alloy in accordance with an embodiment of the invention.

FIG. 6 is the interconnection stack of **FIG. 2** after the further processing step of patterning of a Al-0.5%Cu-0.1%Ti alloy in accordance with an embodiment of the invention.

FIG. 7 is a graphical comparison of the electromigration lifetime for various interconnections.

DETAILED DESCRIPTION OF THE INVENTION

666T20 3065250
The invention discloses an interconnection formed, for example, on a substrate of an integrated circuit chip where the material used to form the interconnection includes an aluminum-
5 copper-Group IVA metal alloy. A Group IVA metal is a designation according to the International Union of Pure and Applied Chemistry (IUPAC) of elements having similar properties corresponding to their atomic structure. The interconnection and interconnection system as described herein has an increased electromigration
10 lifetime by at least a factor of two with minimal impact on resistivity when compared to prior art interconnections.

A common method of utilizing interconnections in integrated circuits includes, but is not limited to, as part of a multilayer interconnection structure or interconnection stack. Examples
15 include placing the primary interconnection material, such as for example an aluminum alloy, between titanium and/or titanium nitride (TiN) or between tantalum (Ta) and/or tantalum nitride (TaN). The titanium or tantalum materials act, in one sense, as diffusion barriers between the primary interconnection material
20 and other layers above or below the primary interconnection material.

Reference is made to **FIGS. 2 to 6** to illustrate an interconnection stack and its manufacturing steps according to one

embodiment of the invention. The interconnection stack will connect, for example, individual devices on a chip or signals to or from the chip. A typical chip might have interconnection stacks made up of five or more layers, each interconnection stack
5 separated from other interconnection stacks by interlayer dielectric (ILD) material. **FIGS. 2 to 6** describe the formation of an interconnection stack according to an embodiment of the invention over ILD on a semiconductor substrate, such as, for example, a silicon substrate having a plurality of devices formed
10 in and on the substrate. The interconnection stack described is a Ti/TiN/Al-Cu-Group IV metal/Ti/TiN stack.

FIG. 2 shows the substrate after the processing step of patterning titanium (Ti) layer **110** over ILD layer **100**. To form an interconnection stack having a thickness of, for example, 4500Å to
15 5000Å, titanium layer **110** is deposited to a thickness of, for example, 400Å by use of DC magnetron sputtering in an atmosphere of argon at a total pressure of 5 mTorr, with a deposition rate of approximately 20 Å/second.

Titanium-nitride layer **115** is then deposited using, for
20 example, an atmosphere of argon and nitrogen at a total pressure of 5 mTorr for 10 seconds to form overlying titanium-nitride layer **115** having a thickness of about 200 Å as shown in **FIG. 3**.

FIG. 4 shows the interconnection stack after the further processing step of depositing an aluminum-copper-Group IV metal layer 120 on the surface of titanium-nitride layer 115. In one embodiment, the Group IV metal is titanium so that metal layer 120 is an aluminum-copper-titanium (Al-Cu-Ti) alloy. One embodiment of this alloy is a Al-0.5%Cu-0.1%Ti alloy. The percentages are atomic percentages of the individual atoms. Other atomic percentages of titanium, preferably less than the maximum solid solubility titanium in the alloy, may be used. Further, various atomic percentages of copper may also be used relative to its solid solubility and the desired resistivity properties of the interconnection. Al-Cu-Ti metal layer 120 is deposited in this embodiment, to a thickness of, for example, approximately 4100 Å using DC magnetron sputtering in an atmosphere of argon under conditions of a total pressure of 5 mTorr, and a deposition rate of 250 Å/second.

FIG. 5 shows the interconnection stack after the further processing step of depositing titanium layer 125 over metal layer 120. In one embodiment, titanium layer 125 is deposited to a thickness of about 150 Å in a manner similar to that described above with reference to titanium layer 110. FIG. 6 shows the interconnection stack after the further processing step of depositing titanium-nitride layer 130 to a thickness of, in one

embodiment, approximately 100 Å, in a manner similar to that described above with reference to titanium-nitride layer 115 on the surface of the interconnection stack to form an about 100 Å thick titanium-nitride layer **130**.

5 An embodiment of the interconnection stack of the invention as described above was evaluated against four other interconnections. The samples were tested at 225 °C in an electromigration testing device. To determine electromigration, the test applied a current density of 2.5 milliamps per centimeter squared (MA/cm²) to a thirty percent rise in resistance on an
10 interconnection formed of single level structures having a length of 1,000 microns and a width of 0.75 microns with the particular interconnection thickness indicated in angstroms (Å). Single level structures were used to omit blocking boundaries since
15 blocking boundaries, formed, for example, when vias are used with tungsten, block the flow of aluminum atoms. Seven lines of each sample were tested and the tests were stopped after 4,000 hours.

Table I indicates the numeric results of testing the five samples as well as a description of each multilayer structure
20 sample.

SAMPLE	MTTF	95% LCL	95% UCL	DESCRIPTION
1	400	295	542	1000Å TaAl/4400Å Al/150Å Ti/100Å TiN
2	634	478	341	150Å Ti/4400Å Al-0.5%Cu/150Å Ti/100Å TiN
3	708	638	786	400Å Ti/200Å TiN/2000Å Al-0.5%Cu/200Å TiN/2000Å Al-0.5%Ti/100Å TiN
4	1132	927	1383	400Å Ti/200Å TiN/5500Å Al-0.5%Cu/150Å Ti/100Å TiN
5	2527	1943	8286	400Å Ti/200Å TiN/4100Å Al-0.5%Cu-0.1% Ti/150Å Ti/100Å TiN

TABLE I

Sample 1 was a multilayer interconnection structure (or stack) comprised of an amorphous 1000 Å Ta-Al underlayer, a 4400 Å layer of aluminum overlying the Ta-Al underlayer with 150 Å of titanium overlaying the aluminum layer and a 100 Å titanium-nitride (TiN) layer overlaying the titanium layer.

Sample 2 was a multilayer interconnection structure formed by depositing 4400 Å of Al-0.5%Cu onto 150 Å of titanium and overlaying the Al-0.5%Cu with 150 Å of titanium, which itself was overlain by a 100 Å TiN layer.

Sample 3 was a multilayer interconnection structure essentially formed by dividing the Al-Cu layer of Sample 2 with a TiN layer. Sample 3 was formed by depositing 2000 Å of Al-0.5%Cu onto 200 Å TiN which itself was deposited onto 400 Å of titanium. The Al-0.5%Cu was overlain with 200 Å TiN which itself was

overlain by a 150 Å of titanium. This 150 Å of titanium was then overlain by a 100 Å TiN layer.

Sample 4 was a multilayer interconnection structure formed, as described above with reference to Figures 2-6 and the accompanying text, by depositing 200 Å of TiN onto a 400 Å titanium layer. Overlaying the TiN layer was 5500 Å of Al-0.5%Cu. Overlaying the Al-Cu layer was 150 Å of titanium, which itself was overlain by a 100 Å TiN layer.

Sample 5 was a multilayer interconnection structure of an embodiment of the invention formed by depositing 4100 Å of Al-0.5%Cu-0.1%Ti onto 200 Å of TiN overlaying a 400 Å titanium layer. Overlaying the Al-Cu-Ti layer of Sample 5 was 150 Å of titanium, which itself was overlain by a 100 Å TiN layer.

The results of the evaluation of the interconnection stack of the invention and the four other interconnections are summarized in **FIG. 7** and Table I. **FIG. 7** is a graph that shows the electromigration lifetime for each of the five samples tested. Indexed to the vertical axis of the graph in **FIG. 7** are error bars that span the 95% Lower Confidence Limit (LCL) to the 95% Upper Confidence Limit (UCL) and indicates the Mean Time To Failure (MTTF) in test run time hours.

As can be seen in **FIG. 7**, the most striking result was the electromigration lifetime of the sample of the embodiment of the

invention (Sample 5). One might expect that the addition of copper and titanium to aluminum possibly might achieve additive electromigration results (for example, increase in electromigration lifetimes proportional to the concentrations)

5 given the known properties of Al-Ti and Al-Cu. However, as can be seen from Table I and **FIG. 7**, the results were multiplicative such that the electromigration lifetime for an aluminum alloy interconnection according to the invention was increased by at least a factor of two. Even more dramatic, the increase in lifetime by a factor of two underestimates the true MTF since 10 three of the seven Al-0.5%Cu-0.1%Ti alloy lines tested were still running at the time the tests were stopped, here 4000 hours.

One reason for the electromigration lifetime success of the interconnection of the invention may be that the amount of 15 titanium added to the Al-0.5%Cu alloy keeps the copper in the Al-0.5%Cu-0.1%Ti alloy from diffusing into the surrounding layers. Titanium reacts with aluminum to form $TiAl_3$. With copper present, the titanium will react with the aluminum to form the complex $Ti(Al, Cu)_3$. Thus, from the standard interconnection alloy of Al- 20 0.5%Cu, the addition of titanium allows approximately 0.2% of the 0.5%Cu to be maintained within the aluminum-copper-titanium alloy as $Ti(Al, Cu)_3$.

It is generally known that acceptable resistivity can be maintained in aluminum alloys by selecting an additive with a low maximum solid solubility. A low solid solubility (for example, on the order of less than one percent) tends to keep the lattice of the aluminum matrix from being distorted. Instead, precipitates tend to form or the solute segregates at the grain boundaries. It has been found that precipitates do not have a detrimental effect on the resistivity and can potentially improve the electromigration lifetime as well as the stress-induced voiding lifetimes.

It is known that the maximum solid solubility of titanium in pure aluminum is 0.57 % and the residual resistivity is about 2.9 $\mu\Omega$ -cm per 0.5 % titanium, depending upon the desired characteristics of the stacking material. In one embodiment, the amount of titanium present in the interconnection of the invention is 0.57 at.% or less.

Resistivity and transmission electron microscope (TEM) measurements of the Al-0.5%Cu-0.1%Ti alloy layer (from the multilayer interconnection structure described above) were evaluated. When taking into account the 0.81 $\mu\Omega$ -cm/at.% residual resistivity of copper in aluminum, one could expect that the maximum solid solubility of titanium in pure aluminum would result in a higher resistivity than observed in the Al-Cu-Ti alloys. In

this case, the resistivity would be about $3.5 \mu\Omega\text{-cm}$. Measurements of the resistivity of Al-0.5%Cu-0.1%Ti, however, were found to be similar to Al-0.5%Cu with values of 2.8 to $3.1 \mu\Omega\text{-cm}$.

TEM measurements of the interconnection of the invention were
5 conducted to evaluate the physical properties of the alloy layer. Viewing the sample through a TEM showed no discernible difference in precipitate distribution between the Al-0.5%Cu-0.1%Ti alloy sample of the invention and a Al-0.5%Cu sample. Thus, the addition of 0.1% titanium to the traditional Al-0.5%Cu
10 unexpectedly increases the lifetime of the interconnection by a factor of at least two while maintaining the resistivity and the texture of the interconnection.

A specific embodiment of the interconnection comprising an aluminum-copper-titanium alloy layer according to the invention
15 has been described for the purpose of illustrating the manner in which the invention may be made and used. It should be understood that implementation of other variations and modifications of the invention and its various aspects will be apparent to those skilled in the art, who may develop a variation of structural
20 details without departing from the principles of the invention. For example, the similarity between titanium and the other Group IVA metals or other metals such as tantalum similarly make such metals adequate to alloy with aluminum-copper to increase the

electromigration lifetime of an interconnection in a similar fashion. Further, the combination of the Al-Cu-Group IVA alloy in an interconnection stack need not be limited to a Ti/TiN stack, but may be employed with various other stack materials depending upon the desired characteristics of the stacking materials.

5

0033306 03499
656720 90E5260

CLAIMS

What is claimed is:

- 1 1. An interconnection comprising:
2 an aluminum-copper-Group IVA metal alloy layer.
- 1 2. The interconnection of claim 1, wherein the Group IVA metal
2 is titanium.
- 1 3. The interconnection of claim 2, wherein the aluminum-copper-
2 titanium alloy layer contains up to 0.57 atomic percent titanium.
- 1 4. The interconnection of claim 2, wherein the aluminum-copper-
2 titanium alloy layer contains about 0.1 atomic percent titanium.
- 1 5. The interconnection of claim 2, wherein the aluminum-copper-
2 titanium alloy layer comprises about 0.5 atomic percent copper and
3 about 0.1 atomic percent titanium.
- 1 6. The interconnection of claim 2, further comprising:
2 a first titanium layer;
3 a first titanium-nitride layer;
4 a second titanium layer; and

055720"90E5260

5 a second titanium-nitride layer,
6 wherein the second titanium-nitride layer overlies the second
7 titanium layer, the aluminum-copper-titanium alloy layer overlies
8 the second titanium-nitride layer, the first titanium-nitride
9 layer overlies the aluminum-copper-titanium alloy layer, and the
10 first titanium layer overlies the first titanium-nitride layer.

1 7. An interconnection formed on a substrate of an integrated
2 circuit comprising an aluminum-copper-titanium alloy layer.

1 8. The integrated circuit of claim 7, wherein the aluminum-
2 copper-titanium alloy layer contains less than 0.57 atomic percent
3 titanium.

1 9. The integrated circuit of claim 7, wherein the aluminum-
2 copper-titanium alloy layer contains 0.1 atomic percent titanium.

1 10. The integrated circuit of claim 7, wherein the aluminum-
2 copper-titanium alloy layer contains about 0.5% atomic percent
3 copper and about 0.1 atomic percent titanium.

1 11. The integrated circuit of claim 7, further comprising:
2 a first titanium layer;
3 a first titanium-nitride layer;

042390.P5832

4 a second titanium layer; and
5 a second titanium-nitride layer,
6 wherein the second titanium-nitride layer overlies the second
7 titanium layer, the aluminum-copper-titanium alloy layer overlies
8 the second titanium-nitride layer, the first titanium-nitride
9 layer overlies the aluminum-copper-titanium alloy layer, and the
10 first titanium layer overlies the first titanium-nitride layer.

1 12. An integrated circuit comprising:

2 a substrate; and

3 an interconnection level disposed about the substrate, the
4 interconnection level having an aluminum-copper-titanium alloy
5 layer.

1 13. The integrated circuit of claim 12, wherein the aluminum-

2 copper-titanium alloy layer contains less than 0.57 atomic percent
3 titanium.

1 14. The integrated circuit of claim 12, wherein the aluminum-

2 copper-titanium alloy layer contains 0.1 atomic percent titanium.

1 15. The integrated circuit of claim 12, wherein the aluminum-

2 copper-titanium alloy layer contains about 0.5% atomic percent

3 copper and about 0.1 atomic percent titanium.

1 16. A multilayered interconnection structure formed on a
2 substrate, the interconnection comprising:
3 a first titanium layer;
4 a first titanium nitride layer;
5 an aluminum-copper-Group IVA metal alloy layer;
6 a second titanium layer; and
7 a second titanium nitride layer.

1 17. The multilayer structure of claim 16, wherein the Group IVA
2 metal is titanium.

1 18. The multilayer structure of claim 17, wherein the aluminum-
2 copper-titanium alloy layer contains less than 0.57 atomic percent
3 titanium.

1 19. The multilayer structure of claim 17, wherein the aluminum-
2 copper-titanium alloy layer contains 0.1 atomic percent titanium.

1 20. The integrated circuit of claim 17, wherein the aluminum-
2 copper-titanium alloy layer comprises about 0.5 atomic percent
3 copper and about 0.1 atomic percent titanium.

ABSTRACT OF THE DISCLOSURE

An interconnection of an aluminum-copper-Group IVA metal alloy.

654720 9085260




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

KEY: ◆ MTTF, 2.5 MA/cm², 225°C, SINGLE LEVEL




FIG. 7

**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION
(FOR INTEL CORPORATION PATENT APPLICATIONS)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

Interconnection Alloy for Integrated Circuits

the specification of which

☒ is attached hereto.
☐ was filed on _____ as
United States Application Number _____
or PCT International Application Number _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, a firm including: Farzad E. Amini, Reg. No. 42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, P41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadieu, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Kent M. Chen, Reg. No. 39,630; Lawrence M. Cho, Reg. No. 39,942; Yong S. Choi, Reg. No. P43,324; Thomas M. Coester, Reg. No. 39,637; Roland B. Cortes, Reg. No. 39,152; Barbara Bokanov Courtney, Reg. No. P42,442; William Donald Davis, Reg. No. 38,428; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Tarek N. Fahmi, Reg. No. P41,402; James Y. Go, Reg. No. 40,621; Richard Leon Gregory, Jr., P42,607; Dinu Gruia, Reg. No. 42,996; David R. Halvorson, Reg. No. 33,395; Thomas A. Hassing, Reg. No. 36,159; Phuong-Quan Hoang, 41,839; Willmore F. Holbrow III, Reg. No. P41,845; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Tim L. Kitchen, Reg. No. P41,900; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa P42,879; Darren J. Milliken, P42,004; Thinh V. Nguyen, Reg. No. 42,034; Kimberley G. Nobles, Reg. No. 38,255; Michael A. Proksch P43,021; Babak Redjaian, Reg. No. 42,096; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Anand Sethuraman, Reg. No. P43,351; Charles E. Shemwell, Reg. No. 40,171; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Allan T. Sponseller, Reg. No. 38,318; Geoffrey T. Staniford, P43,151; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; George G. C. Tseng, Reg. No. 41,355; Lester J. Vincent, Reg. No. 31,460; John Patrick Ward, Reg. No. 40,216; Stephen Warhola, P43,237; Charles T. J. Weigell, Reg. No. P43,398; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys; and Amy M. Armstrong, Reg. No. P42,265; Robert Andrew Diehl, Reg. No. P40,992; James A. Henry, Reg. No. 41,064; and Edwin A. Sloane, Reg. No. 34,728; my patent agents, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Sean Fitzgerald, Reg. No. 32,027; James E. Jacobson, Jr., Reg. No. 31,626; Seth Z. Kalson, Reg. No. 40,670; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Howard A. Skaist, Reg. No. 36,008; and Raymond J. Werner, Reg. No. 34,752; my patent attorneys, of INTEL CORPORATION with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to William Thomas Babbitt, Reg. No. 39,591, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to William Thomas Babbitt, Reg. No. 39,591, (310) 207-3800.
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor (given name, family name) Donald S. Gardner
Inventor's Signature Donald S. Gardner Date Feb. 16, 1999
Residence Mountain View, CA Citizenship U.S.A.
(City, State) (Country)
P. O. Address 2281 Oaktree Drive
Mountain View, CA 94040

Full Name of Second/Joint Inventor (given name, family name) Thomas N. Marieb

Inventor's Signature  Date 26 Jul 92

Residence San Francisco, CA Citizenship U.S.A.
(City, State) (Country)

P. O. Address 1651 11th Avenue
San Francisco, CA 94122

Full Name of Third/Joint Inventor (given name, family name) _____

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

P. O. Address _____

Full Name of Fourth/Joint Inventor (given name, family name) _____

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

P. O. Address _____

Full Name of Fifth/Joint Inventor (given name, family name) _____

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

P. O. Address _____
